




Programming with Time for Mixed Criticality Systems

Dagstuhl Seminar, March 16-20, 2015
Mixed Criticality on Multicore/Manycore Platforms

David Broman

Associate Professor, KTH Royal Institute of Technology

Assistant Research Engineer, University of California, Berkeley



2



What is mixed criticality?



Mixed-Criticality Systems (MCS) Challenge

Reconcile the conflicting requirements of:

- Partitioning (for safety assurance)
- Sharing (for efficient resource usage)

(Burns & Davis, 2013)



This talk focuses on the **time** and **timing** aspects of the problem

Mixed Time-Critical Systems

Other aspects are equally important (hardware failures, network aspects etc.), but are not considered here.

David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



Viewpoints on the MCS timing aspect

Viewpoint I

The Implementation View



- **Software Scheduling**
Vestal's model (and variants thereof) with different WCET numbers for different criticality levels.
- **Hardware Scheduling**
For instance, the FlexPRET approach (Zimmer et. al 2014) with predictable and less predictable hardware threads.

Viewpoint II

The Specification View



- **A Task Model with Bounded Frequencies**
Yip et al. (2014) on relaxed the synchronous approach for MSC.
- **Programming with Time**
Express **timing constraints** and **fault handling** explicitly in a programming language.


David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



Hardware Scheduling with FlexPRET



FlexPRET Softcore

Fine-grained Multithreaded Processor Platform (thread interleaved) implemented on an FPGA

Flexible schedule (1 to 8 active threads) and scheduling frequency (1, 1/2, 2/3, 1/4, 1/8 etc.)

Hard real-time threads (HRTT) with predictable timing behavior

- Thread-interleaved pipeline (no pipeline hazards)
- Scratchpad memory instead of cache

Soft real-time threads (SRTT) with cycle stealing from HRTT

Note: Not limited to 8 tasks. Can schedule several tasks on the same hardware thread using software scheduling.

Open Source:

<https://github.com/pretis/flexpret>

Zimmer, Broman, Shaver, and Lee. "FlexPRET: A Processor Platform for Mixed-Criticality Systems" (RTAS 2014)


David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



Viewpoints on the MCS timing aspect



David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



A Task Model With Bounded Frequencies

Each periodic task has two frequency parameters:
 f_{max} and f_{min} .

- Life Critical Tasks**


$$f_{max} = f_{min}$$

- Mission Critical Tasks**

$$f_{max} > f_{min}$$

- Non-Critical Tasks**

$$f_{max} \text{ is the goal. } f_{min} = 0$$



Note:

The task model does not say anything about the implementation technique or WCETs for specific platforms.

Eugene, Kuo, Roop, and Broman. "Relaxing the Synchronous Approach for Mixed-Criticality Systems" (RTAS 2014)

David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View

Viewpoints on the MCS timing aspect

Viewpoint I

The Implementation View



- **Software Scheduling**
Vestal's model (and variants thereof) with different WCET numbers for different criticality levels.
- **Hardware Scheduling**
For instance, the FlexPRET approach (Zimmer et al 2014) with predictable and less predictable hardware threads.

Viewpoint II

The Specification View



- **A Task Model with Bounded Frequencies**
Yip et al. (2014) on relaxed the synchronous approach for MSC.
- **Programming with Time**
Express **timing constraints** and **fault handling** explicitly in a programming language.

Programming with Time

Motivation

- **Timing Specification:** Be able to describe different task models within one framework
- **Formal:** To have an unambiguous formal semantics with precise meaning
- **Fault handling:** Be able to express precise run-time behaviors when e.g. deadlines are missed.



Some related work

- Giotto by Henzinger et al. (2001)
- Ptides by Eidson et al. (2012)
- Timing constraint logic by Lisper and Nordlander (2012)
- Synchronous approach for MSC by Cohen et al. (2015)



A Timed Lambda Calculus (unpublished work)

Syntax

Variables	$x, y \in \mathbb{X}$
Constants	$c \in \mathbb{C}$
Time	$t \in \mathbb{N} \cup \infty$
Expressions	$e ::= x \mid \lambda x. e \mid e e \mid c \mid \text{overrun} \mid \text{time} \mid \text{within } t \text{ to } t \text{ do } e \text{ else } e$
Values	$v ::= \lambda x. e \mid c$
Frames	$F ::= \square \mid e \mid v \mid \square \mid \text{within } t_1 \text{ to } t_2 \text{ do } \text{overrun} \text{ else } \square$

Dynamic Semantics

$$\frac{\delta(c, v, s, t) = (v', s', t') \quad \nexists d \in D. t' > d}{c v \mid s, t, D \rightarrow v' \mid s', t'} \text{ (E-DELTA)} \quad (\lambda x. e) v \mid s, t, D \rightarrow [x \mapsto v] e \mid s, t \text{ (E-BETA)}$$

$$\frac{\delta(c, v, s, t) = (v', s', t') \quad \exists d \in D. t' > d}{c v \mid s, t, D \rightarrow \text{overrun} \mid s', t'} \text{ (E-OVERRUN)} \quad \text{time} \mid s, t, D \rightarrow t \mid s, t \text{ (E-TIME)}$$

$$\text{within } t_1 \text{ to } t_2 \text{ do } v \text{ else } e \mid s, t, D \rightarrow v \mid s', \max\{t, t + t_1\} \text{ (E-WITHIN)}$$

$$\text{within } t_1 \text{ to } t_2 \text{ do } \text{overrun} \text{ else } v \mid s, t, D \rightarrow v \mid s, t \text{ (E-OVERRUN-HANDLING)}$$

$$\frac{e_1 \mid s, t, D \cup \{t + t_2\} \rightarrow e'_1 \mid s', t'}{\text{within } t_1 \text{ to } t_2 \text{ do } e_1 \text{ else } e_2 \mid s, t, D \rightarrow \text{within } t_1 - t' + t \text{ to } t_2 - t' + t \text{ do } e'_1 \text{ else } e_2 \mid s', t'} \text{ (E-CONG-WITHIN)}$$

$$\frac{e \mid s, t, D \rightarrow e' \mid s', t'}{F[e] \mid s, t, D \rightarrow F[e'] \mid s', t'} \text{ (E-CONG)} \quad F[\text{overrun}] \mid s, t, D \rightarrow \text{overrun} \mid s, t \text{ (E-OVERRUN-PROP)}$$

David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



The within construct

Lower timing bound for a specific resolution (e.g., microseconds)

Upper timing bound (to be verified statically and checked at runtime)

Computation to be done within the bound.

Fault handling if a deadline is missed

`within 5 to 10 do e_1 else e_2`

Constructs can be nested

```
within 5 to 10 do
  within 0 to 3 do () else ();
  computation()
else
  errorHandling()
```

In this case, specifies the timing bounds for releases.

Construction can be put within loops or have conditions.

David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View



Conclusions

Some key take away points:



- **Implementation view of MCS**
 - Software Scheduling
 - Hardware Scheduling



- **Specification view of MCS**
 - Bounded Frequencies Task Model
 - Programming with Time



Thanks for listening!

David Broman
dbro@kth.se

Part I
The Implementation
View

Part II
The Specification
View